Your browser is incompatible with Multisim Live. Use the Chrome™ browser to best experience Multisim Live.

SR flip flop

Favorite

Copy

1226

Views

Circuit Description

D flip-flop created from NAND gates, using clock voltage as the data source. I recommend setting the Grapher time range from 0-5 seconds after running the simulation.

Comments (0)
Copies (16)

There are currently no comments

Copy of D flip-flop from NAND gates

ShitizAggarwal

Copy of SR flip flop

moatazkhalelia

Copy of SR flip flop

dimitris1975

SR flip flop

user-27667

SR flip flop

user-32307

SR flip flop

user-27615

SR flip flop

user-27635

SR flip flop

Mahesh

SR flip flop

user-27620

Copy of SR flip flop

user-27619

SR flip flop

user-27613

SR flip flop

user-32308

SR flip flop

user-27625

SR flip flop

user-27614

SR flip flop

user-27609

Copy of SR flip flop

user-27619

Creator

ShitizAggarwal

5 Circuits

Date Created

4 years ago

Last Modified

4 years ago

Circuit Copied From

D flip-flop from NAND gates

Browser not supported

Tier limit reached

.logo-st0{fill:#57b685}.logo-st1{fill:#626366}

SR flip flop

Circuit Description

Copy of D flip-flop from NAND gates

Copy of SR flip flop

Copy of SR flip flop

SR flip flop

SR flip flop

SR flip flop

SR flip flop

SR flip flop

SR flip flop

Copy of SR flip flop

SR flip flop

SR flip flop

SR flip flop

SR flip flop

SR flip flop

Copy of SR flip flop

Creator

ShitizAggarwal

Date Created

Last Modified

Tags

Circuit Copied From

Related Circuits

4-Bit Digital Counter

3 bit Counter

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Open Circuit

Circuit Graph

Embed Circuit

Embed Linked Image

Remove Comment

Enter Email