Your browser is incompatible with Multisim Live. Use the Chrome™ browser to best experience Multisim Live.

JK Flip-flop

Favorite

111

Copy

3417

Views

Circuit Description

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

Aziz1986 says:

Good

10 months ago

Traffic light

JohnAndre

JK Flip-flop counter schematic

McNonekey

Copy of JK Flip-flop

awilda.melendez1

Circuit 4 (1)

menossh

JK Flip-flop

Oleksii_Marusenko

JK Flip-flopJCR

jorge.cruz20

Copy of JK Flip-flop

awilda.melendez1

JK Flip-flop

Jareece

H7b

dayday07

JK Flip-flop 1

Curu8141

JK Flip-flop_sincronicoreloj

jorge.cruz20

JK TO SR Flip-Flop

vedant_1233

JK Flip-flop_example

jorge.cruz20

JK Flip-flop

TQT

Copy of JK Flip-flop

dayday07

JK Flip-flop_contadorsincronico

jorge.cruz20

Relogio

uMiny

JK Flip-flop

maryroseee

JK Flip-flop symbol

SSN1979

JK Flip-flop

Liorey

JK Flip-flop

alifal

JK Flip-flop

Ryunek

Ex 3 - Lista 3

rica2020

JK Flip-flop

JohnnieC

JK Flip-flop

Anuradhasingh

Task 3 A2

DhruvHiteche

JK Flip-flop clock

Neha03

jkflipflop_riz

rizwanadir

Copy of JK Flip-flop

EqAmandaGuedes

JK_Ahmed

Ahmisa

2 bit down counter positive triggered

Nandinij

Copy of JK Flip-flop

2208504

JK filip flop

lioga

Contador preestablecido

RamonOzielGomezAcosta

Vivek Lab

Vivekjazz07

JK 08 12 21

ByCol

JK Flip-flop 2

CesarGarcia25

Copy of JK Flip-flop

NBank

3 Bit Positive edge triggerred Asynchrounous upcounter

BusyLooping

Final Lab circuit

jojinsky24

Copy of JK Flip-flop

bkrueger2005

Copy of JK Flip-flop

gillescrevecoeur

jk flip

vinothkg

JK Flip-flop

kamelqassem11

Counter

miguellz167

3-bit counter_riz

rizwanadir

Task 3 a2

Meldroy

4-bit shift register 1101

iwantmultisim

JK Flip-flop

BhavyaKumar

JK Flip-flop12

becaao

asynch_counter

iwantmultisim

JK Flip-flop

megatzikri

JK Flip-flop-1

nivesh522

JK Flip-flop

nicholas_e

JK Flip-flop

eiffel_mtz

JK Flip-flop

21bei020

JK Flip-flop

pollo2_28nfdj

JK Flip-flop

ahmadhaziq21

JK Flip-flop

achraf93

JK Flip-flop

user-72716

4 Bit counter JK Flip flop

Sydney99

counters

user-47650

JK Flip-flop

Nam18

JK Flip-flop (1)

JohnAndre

Relógio

marcoskrul

JK Flip-flop

pollocerdo

JK Flip-flop

SaifulDanial93

4-bit FF Down Counter

julian536

JK Flip-flop (1)

artrod76

JK Flip-flop

ain3011

JK Flip-flop

amirasyraf11

JK Flip-flop

280685

JK Flip-flop

artrod76

positive edge triggered D gate

rmcconnell91

siries in and siries out

manav123

JK Flip-flop

Gretharen2

NormanFinal

Norman_2502

JK Flip-flop

Humto25

JK Flip-flop Atekome

Ate00

Copy of JK Flip-flop

user-47962

JK Flip-flop

amirdaniel241

JK Flip-flop

Citrus217

JK Flip-flop

JordanRamsay101

CONTADOR2BITSJK

A01246349

lab5

Dylan714

JK Flip-flop

nabilarab

Practica5_2

AlexaPadilla

JK Flip-flop

Doscar13

Lab 7_1 JK Flip-flop

user-395366

Practica

danielaserratos

Expt5-2

Hoang01

JK Flip-flop

kiprop-dave

JK Flip-flop

AM9444

JK Flip-flop

AdrianVera

Practica5

AlexaPadilla

JK Flip-flop FINAL

nyctimus

JK Flip-flop

aidnel.martinez

Copy of JK Flip-flop

user-47650

JK Flip-flop com set e reset

user-212131

final

Mbr34

JK Flip-flop (1)

diegosilva02

Practica 5 Flip Flop

andreamoca03

JK Flip-flop

diegosilva02

Copy of JK Flip-flop

user-47962

에지트리거 JK Flip-flop

user-76372

Copy of JK Flip-flop

user-47962

JK Flip-flop

user-387938

Copy of JK Flip-flop

user-123197

Rohit Kumar CS221236

dev53898

Copy of JK Flip-flop

user-47655

Private Copy

Creator

awilda.melendez1

148 Circuits

Date Created

4 years, 2 months ago

Last Modified

4 years, 2 months ago

Circuit Copied From

7476 JK FF clock generator

Browser not supported

Tier limit reached

.logo-st0{fill:#57b685}.logo-st1{fill:#626366}

JK Flip-flop

Circuit Description

Aziz1986 says:

Traffic light

JK Flip-flop counter schematic

Copy of JK Flip-flop

Circuit 4 (1)

JK Flip-flop

JK Flip-flopJCR

Copy of JK Flip-flop

JK Flip-flop

H7b

JK Flip-flop 1

JK Flip-flop_sincronicoreloj

JK TO SR Flip-Flop

JK Flip-flop_example

JK Flip-flop

Copy of JK Flip-flop

JK Flip-flop_contadorsincronico

Relogio

JK Flip-flop

JK Flip-flop symbol

JK Flip-flop

JK Flip-flop

JK Flip-flop

Ex 3 - Lista 3

JK Flip-flop

JK Flip-flop

Task 3 A2

JK Flip-flop clock

jkflipflop_riz

Copy of JK Flip-flop

JK_Ahmed

2 bit down counter positive triggered

Copy of JK Flip-flop

JK filip flop

Contador preestablecido

Vivek Lab

JK 08 12 21

JK Flip-flop 2

Copy of JK Flip-flop

3 Bit Positive edge triggerred Asynchrounous upcounter

Final Lab circuit

Copy of JK Flip-flop

Copy of JK Flip-flop

jk flip

JK Flip-flop

Counter

3-bit counter_riz

Task 3 a2

4-bit shift register 1101

JK Flip-flop

JK Flip-flop12

asynch_counter

JK Flip-flop

JK Flip-flop-1

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

4 Bit counter JK Flip flop

counters

JK Flip-flop

JK Flip-flop (1)

Relógio

JK Flip-flop

JK Flip-flop

4-bit FF Down Counter

JK Flip-flop (1)

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

positive edge triggered D gate