Exp 10 down circuit

0
Favorite
1
copy
Copy
126
Views
Exp 10 down circuit

Circuit Description

Graph image for Exp 10 down circuit

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011030010022

UNIVERSITY PRACTICAL ADE

RA2011030010022

Creator

RA2011030010022

13 Circuits

Date Created

3 years ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From