10 up

0
Favorite
2
copy
Copy
160
Views
10 up

Circuit Description

Graph image for 10 up

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011026010415

10 a

RA2011026010415
Profile image for RA2011026010418

10 up

RA2011026010418

Creator

RA2011026010413

18 Circuits

Date Created

3 years ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From