Exp-10 3bit syn DOWN counter

0
Favorite
1
copy
Copy
131
Views
Exp-10 3bit syn DOWN counter

Circuit Description

Graph image for Exp-10 3bit syn DOWN counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for dhanush58

Exp-10

dhanush58

Creator

dhanush58

18 Circuits

Date Created

2 years, 10 months ago

Last Modified

2 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From