Browser not supported

✕
Go back

Tier limit reached

✕

3-8 decoder

0
Favorite
0
copy
Copy
2553
Views
Open Circuit
3-8 decoder
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for 3-8 decoder

Circuit Graph

The circuit is 3 To 8 Decoder / 1 Of 8 Decoder/Demultiplexer with active low output. The inverters provide the complements of the input signals nG0, C, B, and A. Three of the five input terminals of NAND gates connect either to C, B, A or to their complements. The remaining two input terminals of NAND gates connect to G1 and the output of nG0 inverter. G1 is an active high ENABLE or multiplexed inverting data input. nG0 is an active low ENABLE or multiplexed noninverting data input.

There are currently no comments

Creator

Profile image for khushi1415

khushi1415

4 Circuits

Date Created

2 years, 6 months ago

Last Modified

2 years, 6 months ago

Tags

  • 1 of 8
  • 1 of 8 decoder
  • decoder
  • 1 of n decoder
  • 1 of n
  • demultiplexer
  • demux
  • 3 to 8
  • 3 to 8 decoder
  • demultiplexor

Circuit Copied From

3 To 8 Decoder / 1 Of 8 Decoder/Demultiplexer

Related Circuits

Preview of 1 Of 8 To 3-Bit Binary Encoder

1 Of 8 To 3-Bit Binary Encoder

by GGoodwin

3424
2
copy
6
Preview of 2 Bit Adder (7 Segment Display)

2 Bit Adder (7 Segment Display)

by Rlogar123

2671
0
copy
7
Preview of Single Bit Decoder with AND Gates

Single Bit Decoder with AND Gates

by robo_Jeff

2033
0
copy
55

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for 3-8 decoder

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕