Browser not supported

✕
Go back

Tier limit reached

✕

Experiment 5

0
Favorite
2
copy
Copy
463
Views
Open Circuit
Experiment 5
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Experiment 5

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for Domasian_Kristoffer

FE_Domasian (encoder)

Domasian_Kristoffer
Profile image for hernandez_joshua

HERNANDEZ_EXPERIMENT#5

hernandez_joshua

Creator

Profile image for domasian_kristoffer

Domasian_Kristoffer

18 Circuits

Date Created

3 years, 1 month ago

Last Modified

3 years, 1 month ago

Tags

  • digital
  • counter

Circuit Copied From

3 bit Counter

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11741
7
copy
270
Preview of 3-bit Adder

3-bit Adder

by EESal

6460
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

6355
1
copy
22

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Experiment 5

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕