JK Flip-flop

0
Favorite
7
copy
Copy
114
Views
JK Flip-flop

Circuit Description

Graph image for JK Flip-flop

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for 66brayanbellodi66

JK Flip-flop esercizio in classe

66brayanbellodi66
Profile image for bositommaso8880

contatore asincrono up

bositommaso8880
Profile image for Dan3Vi

Contatore Asincrono

Dan3Vi
Profile image for Dan3Vi

Sequenziatore per lavasciugatrice

Dan3Vi
Profile image for Ale22io

Contatore Asincrono

Ale22io
Profile image for GhesiniDiego

JK Flip-flop

GhesiniDiego
Profile image for YongQing-Hu

JK Flip-flop

YongQing-Hu
Profile image for 3Q-2021/22 Elettrotecnica ed Elettronica
3Q-2021/22 Elettrotecnica ed Elettronica
21 Members

Creator

Dan3Vi

163 Circuits

Date Created

3 years, 1 month ago

Last Modified

3 years, 1 month ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From