Copy of Exp 10 counter Down

0
Favorite
1
copy
Copy
239
Views
Copy of Exp 10 counter Down

Circuit Description

Graph image for Copy of Exp 10 counter Down

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911003010225

Exp 10 counter Down

RA1911003010225

Creator

RA1911003010225

23 Circuits

Date Created

4 years, 1 month ago

Last Modified

4 years, 1 month ago

Tags

  • digital
  • counter

Circuit Copied From