(XOR) Gate By (NOR)(b)

0
Favorite
3
copy
Copy
971
Views
(XOR) Gate  By (NOR)(b)

Circuit Description

Graph image for (XOR) Gate  By (NOR)(b)

Circuit Graph

The circuit performs the two-input Exclusive OR (XOR) logic function using three-level NAND gates. When the input signals are both logic LOW, NAND gates U2 and U3 both generate logic HIGH so the final output goes LOW. When the input signals are both logic HIGH, the output of NAND gate U1 becomes LOW resulting to NAND gates U2 and U3 both generating logic HIGH so the final output goes LOW. When the input signals are different, the output of NAND gate U1 is logic HIGH, NAND gates U2 and U3 will go to different logic states so the final output goes HIGH.

There are currently no comments

Profile image for Osarim(22)

(XNOR) Gate By (NOR)(d)

Osarim(22)
Profile image for user-113491

XOR using NOR

user-113491
Profile image for user-109681

XOR GATE BY NOR GATE

user-109681

Creator

Osarim(22)

4 Circuits

Date Created

4 years, 3 months ago

Last Modified

4 years, 3 months ago

Tags

  • xnor gate
  • xor gate
  • coincidence gates
  • three-level nor xnor gate
  • three-level nand xor
  • exclusive nor gate
  • three-level nor xnor
  • exclusive or gate
  • three-level nand xor gate

Circuit Copied From