exp_10

0
Favorite
0
copy
Copy
160
Views
exp_10

Circuit Description

Graph image for exp_10

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

RA2011031010131

12 Circuits

Date Created

2 years, 10 months ago

Last Modified

2 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From