tarea4_MarcoManzo_173127

0
Favorite
0
copy
Copy
260
Views
tarea4_MarcoManzo_173127

Circuit Description

Graph image for tarea4_MarcoManzo_173127

Circuit Graph

A 4-bit 2’s complement format adder/subtractor circuit. It is capable of indicating the occurrence of an overflow condition. The circuit has two 4-bit inputs, A and B, and a 1-bit input Op. The value of Op defines the operation (addition or subtraction). The outputs for the circuit are R(4-bit wide) and Ov (1-bit wide; Ov = 1 = overflow and Ov= 0 = no overflow).

There are currently no comments

Creator

MarcoManzo

6 Circuits

Date Created

2 years, 9 months ago

Last Modified

2 years, 9 months ago

Tags

  • 4-bit
  • adder-subtractor
  • 2s complement

Circuit Copied From