CMOS inverter and probed output

0
Favorite
11
copy
Copy
783
Views
CMOS inverter and probed output

Circuit Description

Graph image for CMOS inverter and probed output

Circuit Graph

The NMOS transistor has an input from Vss (ground) and PMOS transistor has an input from Vdd. The terminal Y is output. When a high voltage (~ Vdd) is given at input terminal of the inverter, the PMOS becomes open circuit and NMOS switched OFF so the output will be pulled down to Vss.

There are currently no comments

Profile image for sankalp6353

CMOS inverter and probed output

sankalp6353
Profile image for Denson5

CMOS inverter

Denson5
Profile image for osnapitzmarvy

CMOS inverter and probed output

osnapitzmarvy
Profile image for BAfatma

CMOS inverter and probed output

BAfatma
Profile image for user-31691

CMOS inverter

user-31691
Profile image for bharath

CMOS inverter

bharath
Profile image for kesari30

CMOS inverter and probed output

kesari30
Profile image for user-27625

CMOS inverter

user-27625
Profile image for Tharun004

CMOS inverter and probed output

Tharun004
Profile image for kesari30

Copy of CMOS inverter and probed output

kesari30
Profile image for user-31691

Copy of CMOS inverter and probed output

user-31691

Creator

chekwoti

8 Circuits

Date Created

5 years ago

Last Modified

5 years ago

Tags

This circuit has no tags currently.

Circuit Copied From